

Compal Confidential

DIUYA/YB/SA/SB/SD (KBL-R)

DIS M/B Schematics Document

Intel KabyLake U/KabyLake R Processor with DDR4

N16S-GTR(940) (23x23mm)

N16V-GMR1(920) (23x23mm)


2017-06-05

LA-E541P

REV : 2.A

FAB: JB501

| | | | | | | |
|--|--------------------|-----------------|------------|----------------------------|-----------------|------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | | |
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title Cover Page | | |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small> | | | | Size | Document Number | Rev |
| | | | | Custom | LA-E541P | 2.A |
| Date: Wednesday, June 21, 2017 | | | | Sheet | 1 | of 51 |



Voltage Rails

| power plane | B+ | +5VALW | +1.2V | +5VS +3VS +1.35VS +VCC_CORE +VGA_CORE +VCC_GFXCORE_AXG |
|--------------------------------|----|--------|-------|---|
| State | | +3VALW | | +1.8VS +0.6VS +1.0VALW |
| S0 | O | O | O | O |
| S3 | O | O | O | X |
| S5 S4/AC | O | O | X | X |
| S5 S4/ Battery only | O | X | X | X |
| S5 S4/AC & Battery don't exist | X | X | X | X |

BOM Structure Table

| Item | BOM Structure |
|--------------------------|--|
| For DIS | DIS@ |
| For UMA | UMA@ |
| For Touch Panel with SPI | TS_SPI@ |
| For Touch Panel with I2C | TS_I2C@ |
| For Keyboard backlight | KBL@ |
| No Keyboard backlight | NOKBL@ |
| For Samsung VRAM | S2G@ |
| For Micron VRAM | M2G@ |
| For Hynix VRAM | H2G@ |
| For UHD Panel | UHD@ |
| For Finger Printer | FP@ |
| For SSD | SSD@ |
| For EMI | EMI@ |
| For ESD | ESD@ |
| For RF | RF@ |
| No EMI | @EMI@ |
| No ESD | @ESD@ |
| No RF | @RF@ |
| Connector | ME@ |
| For VARM X76 | X76@ |
| For Test Point | TP@ |
| For Debug | @DCI@ |
| For S series only | S_AL@ |
| For S IMR series only | S_IMR@ |
| For YOGA series only | YOGA@ |
| For CPU Type | 17_7500U_R1@ 15_7200U_R1@ i3_7100U_R1@ 17_7500U_R3@ 15_7200U_R3@ i3_7100U_R3@ pt_4415U_R1@ pt_4415U_R3@ i3_6006U_R3@ |

USB 2.0 Port Table

| Port | External USB Port |
|------|-------------------------|
| 1 | USB3 Type-C Port |
| 2 | USB2/3 Port (MB) |
| 3 | USB2/3 Port (IO/B) |
| 4 | USB3 Type-C Port |
| 5 | Camera |
| 6 | Finger Printer (Option) |
| 7 | NGFF WLAN+BT |

USB 3.0 Port Table

| Port | External USB Port |
|------|--------------------|
| 1 | USB3 Type-C (MUX) |
| 2 | USB2/3 Port (MB) |
| 3 | USB2/3 Port (IO/B) |
| 4 | |
| 5 | |
| 6 | |

SATA Port Table

| Port | External SATA Port |
|------|--------------------|
| 0 | HDD |
| 1 | |

PCIe Port Table

| Lane | Port | External PCIe Port |
|------|------|--------------------|
| 1 | | |
| 2 | | |
| 3 | 1 | GPU |
| 4 | | |
| 5 | | |
| 6 | | Card Reader |
| 7 | | NGFF WLAN+BT |
| 8 | | |
| 9 | | |
| 10 | | |
| 11 | 3 | SSD |
| 12 | | |

EC SM Bus1 address

| Device | Address |
|---------------|---------------|
| Smart Battery | 0001 011x 16h |

EC SM Bus2 address

| Device | Address |
|----------|---------------|
| NC77718W | 1001 100x 98h |

EC SM Bus4 address

| Device | Address |
|---------|---------------|
| BMA250E | 0001 100x 18h |

PCH SM Bus address

| Device | Address |
|----------------------|---------------|
| DOR_JDIMM1 Touch Pad | 1010 000x A0h |

GPU SM Bus address

| Device | Address |
|-------------------------|---------------|
| Internal thermal sensor | 1001 111x 9Eh |

SMBUS Control Table

| | SOURCE | VGA | BATT | CHARGER | NECP388 | SODIMM | Thermal Sensor | DGPU | | | TP | PCH | G-SENSOR |
|-------------|---------|-----|--------|----------|---------|--------|----------------|------|---|---|------|-----|----------|
| SMB_EC_CK1 | NECP388 | X | V | V | X | X | X | X | X | X | X | X | X |
| SMB_EC_DA1 | +3VALW | | +3VALW | +19V_VIN | | | | | | | | | |
| SMB_EC_CK2 | NECP388 | X | X | X | X | X | X | X | X | X | X | X | X |
| SMB_EC_DA2 | +3VGS | | +3VGS | | +3VS | | +3VS | | | | +3VS | | |
| SMB_EC_CK4 | NECP388 | X | X | X | X | X | X | X | X | X | X | X | X |
| SMB_EC_DA4 | +3VALW | | | | | | | | | | | | +3VS |
| PCH_SMBCLK | PCH | X | X | X | X | V | X | X | X | X | X | X | X |
| PCH_SMBDATA | +3VALW | | | | | | | | | | +3VS | | |
| SML0CLK | PCH | X | X | X | X | X | X | X | X | X | X | X | X |
| SML0DATA | +3VALW | | | | | | | | | | +3VS | | |
| SML1CLK | PCH | X | X | X | X | X | X | X | X | X | X | X | X |
| SML1DATA | +3VALW | | | | | | | | | | +3VS | | |

| STATE | SIGNAL | SLP_S1# | SLP_S3# | SLP_S4# | SLP_S5# | +VALW | +V | +VS | Clock |
|-----------------------|--------|---------|---------|---------|---------|-------|-----|-----|-------|
| Full ON | HIGH | HIGH | HIGH | HIGH | HIGH | ON | ON | ON | ON |
| S1 (Power On Suspend) | LOW | HIGH | HIGH | HIGH | HIGH | ON | ON | ON | LOW |
| S3 (Suspend to RAM) | LOW | LOW | HIGH | HIGH | HIGH | ON | ON | OFF | OFF |
| S4 (Suspend to Disk) | LOW | LOW | LOW | HIGH | HIGH | ON | OFF | OFF | OFF |
| S5 (Soft OFF) | LOW | LOW | LOW | LOW | LOW | ON | OFF | OFF | OFF |

X4E

Yoga Series

| | | | |
|----------------------------|-----------------------------------|------------------------------------|---------------------------------------|
| ZZZ4 X4E_YA@ | ZZZ3 X4E_YA_FP@ | ZZZ5 X4E_YB@ | ZZZ6 X4E_YB_FP@ |
| X4E Y Series X4EASR38L1 | X4E Y Series FP SKU X4EASR38L2 | X4E Y Series UHD SKU X4EASR38L2 | X4E Y Series UHD&FP SKU X4EASR38L1 |

S Series

| | |
|----------------------------|-----------------------------------|
| ZZZ7 X4E_S@ | ZZZ7 X4E_S_FP@ |
| X4E S Series X4EASR38L1 | X4E S Series FP SKU X4EASR38L2 |

HDMI Logo

| |
|--------------------------|
| ZZZ 45@ |
| HDMI Logo RC0000003HM |

Yoga Series (U42)

| | | | |
|----------------------------|-----------------------------------|------------------------------------|---------------------------------------|
| ZZZ X4E_U42_YA@ | ZZZ X4E_U42_YA_FP@ | ZZZ1 X4E_U42_YB@ | ZZZ2 X4E_U42_YB_FP@ |
| X4E Y Series X4EASR38L1 | X4E Y Series FP SKU X4EASR38L1 | X4E Y Series UHD SKU X4EASR38L2 | X4E Y Series UHD&FP SKU X4EASR38L1 |

S Series (U42)

| | |
|----------------------------|-----------------------------------|
| ZZZ X4E_U42_S@ | ZZZ X4E_U42_S_FP@ |
| X4E S Series X4EASR38L1 | X4E S Series FP SKU X4EASR38L2 |

PCB part

| |
|-----------------------------|
| ZZZ YOGA@ |
| PCB Y Series DA80019512A |
| ZZZ S_AL@ |
| PCB S Series DA80019512A |
| ZZZ S_IMR@ |
| PCB S Series DA80019512A |

GDDR5 VRAM * 2

X7671138L03

| | |
|--------------------------------|--------------------------------|
| U6 S2G@ | U7 S2G@ |
| K4G80325FB-HC03 SA000094R20 | K4G80325FB-HC03 SA000094R20 |

X7671138L02

| | |
|------------------------------|------------------------------|
| U6 M2G@ | U7 M2G@ |
| MT51J256M32HF SA000096R20 | MT51J256M32HF SA000096R20 |

X7671138L01

| | |
|--------------------------------|--------------------------------|
| U6 H2G@ | U7 H2G@ |
| H5GC8H24MJR-T2C SA000092G10 | H5GC8H24MJR-T2C SA000092G10 |

GPU part

| | |
|---------------------------------------|--|
| U1 N16S_R1@ | U1 N16V_R1@ |
| N16S-GTR-S-A2 BGA 595P SA000097P00 | N16V-GMR1-S-A2 BGA 595P SA000097T00 |
| U1 N16S_R3@ | U1 N16V_R3@ |
| N16S-GTR-S-A2 BGA 595P SA000097P00 | N16V-GMR1-S-A2 BGA 595P SA000097T00 |

CPU part

KBL U22 (= U22@)

| | | | |
|------------------------------|------------------------------|------------------------------|------------------------------|
| U1 i3_7100U_R1@ | U1 i5_7200U_R1@ | U1 i7_7500U_R1@ | U1 i7_4415U_R1@ |
| QLYKH0 2.4G SA0000A38A0 | QLYYH0 2.5G SA0000A37A0 | QLYYH0 2.7G SA0000A37A0 | QLYYH0 2.9G SA0000ADV00 |
| U1 i3_7100U_R3@ | U1 i5_7200U_R3@ | U1 i7_7500U_R3@ | U1 i7_4415U_R3@ |
| SR343 H0 2.4G SA0000A38B0 | SR342 H0 2.5G SA0000A37B0 | SR341 H0 2.7G SA0000A34A0 | SR348 H0 2.9G SA0000ADV20 |

SKL U22 (= U22@)

| |
|--|
| U1 i3_6006U_R3@ |
| SR2JG R1 i3-6006U 2.0G C381 SA0000ACN10 |

KBL U42 (= U42@)


| | |
|----------------------------------|----------------------------------|
| U1 i5_QNFB_R1@ | U1 i7_QNFB_R1@ |
| QNEFY0 1.6G FCBGA SA0000AWB00 | QNEFY0 1.6G FCBGA SA0000AWC00 |
| U1 i5_QNFB_R3@ | U1 i7_QNFB_R3@ |
| QNEFY0 1.6G FCBGA SA0000AWB50 | QNEFY0 1.6G FCBGA SA0000AWC50 |

G3→S0



S0→S3/DS3

S0/DS3→S0




S0→S5







Interleaved Memory













| Security Classification | | Compal Secret Data | | Title | |
|---|------------|--------------------------|------------|------------------|---------|
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | SKL-U(2/12)DDR3L | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | Size | | Document Number | Rev 2A |
| Date: | | Wednesday, June 21, 2017 | | Sheet | 7 of 51 |



SML0ALERT# (Internal Pull Down):
eSPI or LPC
0 = LPC is selected for EC ==> Default
1 = eSPI is selected for EC



| | | | | | |
|---|------------|--------------------|------------|-----------------------------|--------------------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | SKL-U(3/12)SPI,SMB,LPC,ESPI | |
| | | | | Size | Document Number |
| | | | | Custom | LA-E541P |
| | | | | Date: | Wednesday, June 21, 2017 |
| | | | | Sheet | 8 of 51 |
| | | | | Rev | 2A |



| Security Classification | | Compal Secret Data | | Title | |
|---|------------|--------------------|------------|-----------------|----------|
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Document Number | LA-E541P |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Rev 2A | 51 |

GSPI0_MOSI (Internal Pull Down):

No Reboot

0 = Disable No Reboot mode. ==> Default



1 = Enable No Reboot Mode. (PCH will disable the TCO
Timer system reboot feature). This function is used
when running ITP/XDP.

GSPI1_MOSI (Internal Pull Down):






Boot BIOS Strap Bit







0 = SPI Mode ==> Default

1 = LPC Mode









TO DGPU







| | | | | | | | |
|--|------------|--------------------|------------|--|--------------------------|-------|----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. SKL-U(8/12)Power | | | |
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title | | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number | Rev | |
| | | | | Custom | LA-E541P | 2A | |
| | | | | Date: | Wednesday, June 21, 2017 | Sheet | 13 of 51 |






| | | | | | |
|---|------------|--------------------|------------|--------------------------|--------------------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number |
| | | | | Custom | LA-E541P |
| | | | | Date: | Wednesday, June 21, 2017 |
| | | | | Sheet | 15 of 51 |
| | | | | Rev | 2A |




| | | | | | |
|---|------------|--------------------|------------|---|--|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. SKL-U(11/12)GND | |
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | |
| | | | | Document Number | |
| | | | | Customer | LA-E541P Rev 2A |
| | | | | Date: | Wednesday, June 21, 2017 Sheet 16 of 51 |



Follow 544669_SKL_U_DDR3L_RVP7_schematic_rev1.0

Stuff 100k(RC99) for CannonLake-U

Un-stuff 100k(RC99) for SkyLake-U



Display Port Presence Strap



CFG4

- 1 : Disabled;
No Physical Display Port attached to Embedded Display Port
- 0 : Enabled;
An external Display Port device is connected to the Embedded Display Port

| Security Classification | | Compal Secret Data | | Title | |
|---|------------|--------------------|------------|----------------------|--------------------------|
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | SKL-U(12/12)CFG,RSVD | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Rev |
| | | | | Document Number | 2A |
| | | | | LA-E541P | |
| | | | | Date: | Wednesday, June 21, 2017 |
| | | | | Sheet | 17 of 51 |





Interleaved Memory




Reverse Type
2-3A to 1 DIMMs/channel











Layout Note:
Place near JDIMM1


Note:
Check voltage tolerance of VREF_DQ at the DIMM socket











| Security Classification | | | | Compal Secret Data | | | | Compal Electronics, Inc. | | | |
|---|--|-----------------|--|--------------------|--|--------------------------|--|--------------------------|--|-----------------------------|--|
| Issued Date | | 2017/06/05 | | Deciphered Date | | 2018/06/05 | | Title | | NV(2/5)-IFP ABCDEF DAC XTAL | |
| Size | | Document Number | | Date | | Wednesday, June 21, 2017 | | Sheet | | 20 of 51 | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | LA-E541P | | Rev 2A | | | | | | | |






C1200 22uF x1 change to 10uF x2


GPU_Decoupling CAPs @ Power Page



** XPWR pins are configurable.
These pins are not connected on the substrate.
Therefore, XPWR pins can be assigned as needed,
to improve Top layer routing, power delivery.




+3VS to +3VS_DGPU





+1.0V_PRIM to +1.0VS_DGPU

I Continuous (Max) : 0.79 A(+1.0VS_DGPU)
RON (Max) : 22 mohm
V drop : 0.0175 V
Rising : ~ 208us












+3VS to +3VS_DGPU_AON



| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
|-------------------------|------------|--------------------|------------|--------------------------------|----------------|
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title | |
| | | | | DGPU DC/DC Interface | |
| | | | | Sheet | Rev |
| | | | | 24 | 2A |
| | | | | Date: Wednesday, June 21, 2017 | Sheet 24 of 51 |



Memory Partition A









| Elan Precise select by BOM (10 pins) | | |
|--------------------------------------|---------------|---------------|
| 1 | PWR | PWR |
| 2 | CS | SCL |
| 3 | SCK | SDA |
| 4 | MOSI | Report switch |
| 5 | MISO | INT |
| 6 | Report switch | Reset |
| 7 | INT | Hsync |
| 8 | Reset | GND |
| 9 | Hsync | |
| 10 | GND | |
| Total | SPI (10 pins) | I2C (8 pins) |

| SPI & I2C PIN define | |
|----------------------|---------------------|
| 1 | PWR |
| 2 | SPI_Reset/I2C_Reset |
| 3 | Report_switch |
| 4 | GND |
| 5 | SPI_SCK/I2C_SCL |
| 6 | SPI_CS/I2C_SDA |
| 7 | SPI_MOSI |
| 8 | SPI_INT/I2C_INT |
| 9 | SPI_MISO |
| 10 | GND |




For HDMI




| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
|---|------------|--------------------|------------|--------------------------------|-----------------|
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | HDMI | |
| | | | | Size | Document Number |
| | | | | Custom | LA-E541P |
| | | | | Date: Wednesday, June 21, 2017 | Rev 2A |
| | | | | Sheet 27 of 51 | |

ALC3240



+5VS to +5VDDA_CODEC




Each Platform Power Net Support List :

| | +1.5VS | +1.8VS | +3VS | +5VS | +3VALW |
|-----------------|-----------|-----------|-----------|---------|--------------|
| Intel Broadwell | 1.5V (S0) | 1.8V (S0) | 3.3V (S0) | 5V (S0) | 3.3V (S0~S5) |
| Intel Skylake | X | X | V | V | V |


Each Platform HDA Link Voltage Support (Pin 8) :

| | 3.3V | 1.5V |
|-----------------|-------------|------|
| Intel Broadwell | V (default) | V |
| Intel Skylake | V (default) | V |


+3VS to +IOVDD_CODEC




+3VS to +3VDD_CODEC




PC Beep




EMI





Input




Output



HDD




(G-Sensor for 360-degree reverse)




SMB Address: 0001 1000

Finger Printer




NGFF for WLAN / BT (E- KEY)





| | | | | |
|---|--------------------|-----------------|--------------------------|----------------|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | NGFF WLAN / BT |
| LA-E541P | | | | Rev 2A |
| Date: Wednesday, June 21, 2017 | | | | Sheet 30 of 51 |

| | | | | | | |
|---|--------------------|-----------------|------------|---------------------------------|-----------------|-----------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | | |
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title | NGFF SSD | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number | Rev |
| | | | | | LA-E541P | 2A |
| | | | | Date: Wednesday, June 21, 2017 | Sheet 31 of 51 | |




Keyboard




KB_MUTLI_KEY SELECT

| Function | BOM control |
|--------------------------|-----------------|
| Power Key (Cruze) | S_IMR@ S_AL@ |
| Function Key (Alpine) | YOGA@ |


Hall -Sensor for 0-deg reverse (TOP)



Hall -Sensor for 360-deg reverse (BOT)




Touch Pad




| | | | | | | | |
|---|------------|--------------------|------------|--|--------------------------|-------|----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. KBL/KBD/Hall Sensor/TP | | | |
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title | | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number | Rev | |
| | | | | Custom | LA-E541P | 2A | |
| | | | | Date: | Wednesday, June 21, 2017 | Sheet | 33 of 51 |

USB Charge




IO CONN




| IO/B Function | Alpine | Cruze |
|-----------------|--------|-------|
| USB3.0 w/charge | v | |
| USB2.0 w/charge | | v |
| Card Reader | v | v |
| LID SW | | v |
| RTC | v | v |
| PWR PTN | v | |
| NOVO BTN | v | v |
| PWR LED | v | |


USB Charge switch



EMI




USB3.0_Port




Intel_PCH_USB2.0



Intel_PCH_USB3.0





Place TX AC coupling Cap (C172,173). Close to connector




| Security Classification | Compal Secret Data | | Title | |
|---|--------------------------|-----------------|------------|-------|
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | |
| Size | Document Number | Rev | | 2A |
| Custom | LA-E541P | | | |
| Date: | Wednesday, June 21, 2017 | Sheet | 35 | of 51 |


Thermal Sensor




DDR




VRAM



FAN





Power LED & Battery LED




| | | Power (White) LED / Res. | Battery (White) LED / Res. | Battery (amber) LED / Res. |
|----------|--------------|-----------------------------|-------------------------------|-------------------------------|
| TOP | YOGA (YOGA@) | IO Board | LED3 | LED4 |
| S series | (S_AL@) | R377 | LED3 | LED4 |
| S IMR | (S_IMR@) | R377 | LED6 | LED7 |

DC to DC




Discharge


For +1.8VALW Discharge





For +0.6VS Discharge




Screw Hold



| | | | | | |
|---|------------|--------------------------|------------|--------------------------|----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | DC to DC | |
| Size | | Document Number | | Rev | |
| Custom | | LA-E541P | | 2A | |
| Date: | | Wednesday, June 21, 2017 | | Sheet | 37 of 51 |




| | | | | |
|---|--------------------|-----------------|--------------------------|--------------------------|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | | Deciphered Date | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | Size | Document Number |
| | | | Custom | KBL |
| | | | Date: | Wednesday, June 21, 2017 |
| | | | Sheet | 38 of 38 |




| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
|---|------------|--------------------|------------|--------------------------------|------------------------|
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title | PWR- BATTERY CONN/OTP |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size Custom | Document Number KBL |
| | | | | Date: Wednesday, June 21, 2017 | Rev 2.A |
| | | | | Sheet 39 of 51 | |

Module model information
ISL95520_Hybrid_Boost_V2.mdd




SY8286B_V3_single.mdd
SY8286B_V3_dual.mdd



Module model information


APL5930_V2.mdd




| | | | | | |
|---|--------------------|-----------------|------------|--------------------------|----------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | |
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title | APL5930 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | Rev 2.A |
| Date: Wednesday, June 21, 2017 | | | | | Sheet 43 of 51 |

Module model information


SY8286_V1_single.mdd
SY8286_V1_dual.mdd



| | | | | |
|---|--------------------|--------------------------------|--------------------------|----------------|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | SY8286 |
| Size | Document Number | Rev | | 2A |
| C | KBL | Date: Wednesday, June 21, 2017 | | Sheet 44 of 51 |



CPU POWER STAGES




VCC_CORE
FSW=450kHz
DCR = 1.19 mohm +/- 5%
H/S Rds(on) : 11.7mohm , MAX 14mohm
L/S Rds(on) : 2.7mohm , 3.3mohm

| | | |
|-------------|--------------------------|----------------|
| Power Stage | | |
| Doc | Document Number | Rev 2.A |
| Date: | Wednesday, June 21, 2017 | Sheet 47 of 51 |

VCC_CORE Place on CPU Back Side @ V09
22U_0603 * 36pcs +1U_0201*35 pcs

VCC_GT Place on CPU Back Side @ V09
22U_0603 * 32 pcs +1U_0201*12 pcs




| PWM-VID Spec | Config A | Config B | Config C |
|--------------------|----------|----------|----------|
| Vmin | 0.6V | 0.6V | 0.65V |
| Vmax | 1.2V | 1.2V | 1.15V |
| Vboot | 0.875V | 0.9V | 0.9V |
| Voltage step | 6.25mV | 6.25mV | 25mV |
| N of Voltage steps | 96 | 96 | 20 |
| PrR8 | 39K | 20K | 39K |
| PrR7 | 39K | 20K | 30K |
| PrR10 | 1.5K | 2K | 3K |
| PrR20 | 30K | 19K | 24K |
| PrR21 | 1.5K | 0 | 3K |
| C | 1.5nF | 2.7nF | 1.8nF |

```

Rl=Rrefadj // (Rboot+Rref2)
Vmin= Vref*[Rref2/(Rref2+Rboot)]*[Rl/(Rref1+Rl)]
Vmax=Vref*[Rref2/((Rref1//Rrefadj)+Rboot+Rref2]
Vout=Vmin+N*Vstep
Vstep=(Vmax-Vmin)/Nmax

```

@VGA@
 PR1463
 0.0402 1%
 1 2
 1.0V
 @VGA@
 PR1464
 0.0402 1%
 1 2
 1.0V
 @VGA@
 PR1468
 1K 0.402 5%
 1 2
 1.0V
 @VGA@
 PC1481
 1.0V 0.402 16V7K
 1 2
 1.0V
 DGPU_M1
 EN High Threshold



+VGA CORE
EDP-Continuous 26.5A
EDP-Peak 53A
OCP min 66.4A

+VGA_CORE Under GPU Core **GB4-128 package**

| | | | | | |
|--|------------|--------------------|------------|---|-----------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/06/05 | Deciphered Date | 2018/06/05 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DESIGN AND DEVELOPMENT TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | PWR-CPU_GFX | |
| | | | | Size | Document Number |
| | | | | Date | Rev |
| | | | | Author | 2A |
| | | | | KBL Wengsheng June 21 2017 Sheet 48 of 51 | |